Search Results

Now showing 1 - 10 of 20
Loading...
Thumbnail Image
Item

An X-Band low-power and low-phase-noise VCO using bondwire inductor

2009, Hu, K., Herzel, F., Scheytt, J.C.

In this paper a low-power low-phase-noise voltage-controlled-oscillator (VCO) has been designed and, fabricated in 0.25 μm SiGe BiCMOS process. The resonator of the VCO is implemented with on-chip MIM capacitors and a single aluminum bondwire. A tail current filter is realized to suppress flicker noise up-conversion. The measured phase noise is −126.6 dBc/Hz at 1 MHz offset from a 7.8 GHz carrier. The figure of merit (FOM) of the VCO is −192.5 dBc/Hz and the VCO core consumes 4 mA from a 3.3 V power supply. To the best of our knowledge, this is the best FOM and the lowest phase noise for bondwire VCOs in the X-band. This VCO will be used for satellite communications.

Loading...
Thumbnail Image
Item

RealFlex : Abschlussbericht (IHP)

2011, Peter, Steffen

[no abstract available]

Loading...
Thumbnail Image
Item

HF-Modulator für Klasse-S-Verstärker - HMoS, Teilprojekt 2: Monolithische modulare Integration : Schlussbericht

2010, Scheytt, J. Christoph, Ostrovskyy, Pylyp

[no abstract available]

Loading...
Thumbnail Image
Item

Verbundprojekt: Metall-Gate-Elektroden und epitaktische Oxide als Gate-Stacks für zukünftige CMOS-Logik- und Speichergenerationen (MEGA EPOS), Teilvorhaben der IHP GmbH Frankfurt (Oder): Herstellung und Analyse alternativer dielektrischer Schichten für zukünftige CMOS-Bauelemente : Schlussbericht

2010, Müssig, Hans-Joachim

[no abstract available]

Loading...
Thumbnail Image
Item

MAC and baseband processors for RF-MIMO WLAN

2011, Stamenkovic, Zoran, Tittelbach-Helmrich, Klaus, Krstic, Milos, Ibanez, Jesus, Elvira, Victor, Santamaria, Ignacio

The article describes hardware solutions for the IEEE 802.11 medium access control (MAC) layer and IEEE 802.11a digital baseband in an RF-MIMO WLAN transceiver that performs the signal combining in the analogue domain. Architecture and implementation details of the MAC processor including a hardware accelerator and a 16-bit MAC-physical layer (PHY) interface are presented. The proposed hardware solution is tested and verified using a PHY link emulator. Architecture, design, implementation, and test of a reconfigurable digital baseband processor are described too. Description includes the baseband algorithms (the main blocks being MIMO channel estimation and Tx-Rx analogue beamforming), their FPGA-based implementation, baseband printed-circuit-board, and real-time tests.

Loading...
Thumbnail Image
Item

EUREKA-Projekt 100GET (CELTIC CP4-001), Teilvorhaben: 100Gbit/s Netzwerktechnik für optische Ethernet-Transportnetze : Schlussbericht

2011, Scheytt, Christoph

[no abstract available]

Loading...
Thumbnail Image
Item

Schlussbericht zum Forschungsvorhaben "LOCARE I (Low Cost Accurate Range Exploitations)" im Rahmen des Förderprogramms "ForMaT - Forschung für den Markt im Team"

2010, Genschow, Dieter

[no abstract available]

Loading...
Thumbnail Image
Item

Adaptable security in wireless sensor networks by using reconfigurable ECC hardware coprocessors

2010, Portilla, J., Otero, A., de la Torre, E., Riesgo, T., Stecklina, O., Peter, S., Langendörfer, P.

Specific features of Wireless Sensor Networks (WSNs) like the open accessibility to nodes, or the easy observability of radio communications, lead to severe security challenges. The application of traditional security schemes on sensor nodes is limited due to the restricted computation capability, low-power availability, and the inherent low data rate. In order to avoid dependencies on a compromised level of security, a WSN node with a microcontroller and a Field Programmable Gate Array (FPGA) is used along this work to implement a state-of-the art solution based on ECC (Elliptic Curve Cryptography). In this paper it is described how the reconfiguration possibilities of the system can be used to adapt ECC parameters in order to increase or reduce the security level depending on the application scenario or the energy budget. Two setups have been created to compare the softwareand hardware-supported approaches. According to the results, the FPGA-based ECC implementation requires three orders of magnitude less energy, compared with a low power microcontroller implementation, even considering the power consumption overhead introduced by the hardware reconfiguration.

Loading...
Thumbnail Image
Item

Verbundprojekt: Neuartige Lichtquellen und Komponenten für Silizium-Photonik (SiliconLight), IHP-Teilvorhaben: MIS-Lichtemitter auf Basis von Versetzungsnetzwerken und Erweiterung einer BiCMOS-Technologie um photonische Elemente : Schlussbericht zum Vorhaben

2011, Kittler, Martin, Arguirov, Tzanimir, Mchedlidze, Teimuraz, Oehme, Michael, Reiche, Manfred, Seifert, Winfried, Trushin, Maxim, Wenger, Christian, Zimmermann, Lars, Richter, Harald, Stolarek, David, Tian, Hui, Fraschke, Mirko

[no abstract available]

Loading...
Thumbnail Image
Item

FeuerWhere - TriCordermed: Eine Middleware-Plattform zur netzbasierten Überwachung von Vitalparametern : Abschlußbericht für das Verbundprojekt FeuerWhere

2011, Piotrowski, Krzysztof, Sojka, Anna, Langendörfer, Peter

[no abstract available]